CDC3RL02YFPR

Semiconductors - ICs

> Clock Timing & Frequency Management

> Clock Synthesizers & Generators

Organise Price Comparison Results by
distributor space
Distributor Statistics for CDC3RL02YFPR
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for CDC3RL02YFPR
Details for Texas Instruments

CDC3RL02YFPR

Dual-Channel Square/Sine-to-Square Wave Clock Buffer
Buy Directly from Texas Instruments (6544 in Stock)
$0.6900 per unit
Series Information for CDC3RL02YFPR - Texas Instruments

Features

  • feature
    Adaptive Output Stage Controls Reflection
  • feature
    ESD Performance Exceeds JESD 22
  • feature
    Limited Output Slew Rate for EMI Reduction (1- to 5-ns Rise/Fall Time for 10-pF to 50-pF Loads)
  • feature
    Low Additive Noise: u2013 u2013149 dBc/Hz at 10-kHz Offset Phase Noise u2013 0.37 ps (RMS) Output Jitter
  • feature
    Regulated 1.8-V Externally Available I/O Supply
  • feature
    Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP (0.8 mm u00d7 1.6 mm)

Description

IC BUFFER 1:2 8DSBGA
The CDC3RL02 is a two-channel clock fan-out buffer and is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK_REQ1 and CLK_REQ2), each of which enable a single clock output. The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-topeak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines. The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8-V supply is externally available to provide regulated power to peripheral devices such as a TCXO. The CDC3RL02 is offered in a 0.4-mm pitch waferlevel chip-scale (WCSP) package (0.8 mm × 1.6 mm) and is optimized for very low standby current consumption.

Specifications

Clock IC Type:
Fanout Buffer
Frequency:
26MHz
No. of Outputs:
2Outputs
Supply Voltage Min:
2.3V
Supply Voltage Max:
5.5V
Clock IC Case Style:
DSBGA
No. of Pins:
8Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 1 - Unlimited
SVHC:
No SVHC (27-Jun-2018)
Base Number:
3
Operating Temperature Range:
-40°C to +85°C
Supply Current:
400µA
Supply Voltage Range:
2.3V to 5.5V

Alternate Descriptions

Avnet America

Clock Buffer 2-OUT 8-Pin DSBGA T/R

Avnet Europe

Clock Buffer 2-OUT 8-Pin DSBGA T/R

Texas Instruments

Dual-Channel Square/Sine-to-Square Wave Clock Buffer

Texas Instruments product