TLC555ID

Semiconductors - ICs

> Clock Timing & Frequency Management

> Timers Oscillators & Pulse Generators

Organise Price Comparison Results by
distributor space
Distributor Statistics for TLC555ID
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for TLC555ID
Details for Texas Instruments

TLC555ID

2.1-MHz, 250-µA, Low-Power Timer
Buy Directly from Texas Instruments (7229 in Stock)
$0.2900 per unit
Series Information for TLC555ID - Texas Instruments

Features

  • feature
    Available in Q-Temp Automotive
  • feature
    CMOS Output Capable of Swinging Rail to Rail
  • feature
    Capable of Operation in Astable Mode
  • feature
    ESD Protection Exceeds 2000 V Per MIL-STD- 883C, Method 3015.2
  • feature
    Functionally Interchangeable With the NE555; Has Same Pinout
  • feature
    High Output Current Capability u2013 Sink: 100 mA Typical u2013 Source: 10 mA Typical
  • feature
    Low Supply Current Reduces Spikes During Output Transitions
  • feature
    Output Fully Compatible With CMOS, TTL, and MOS
  • feature
    Single-Supply Operation From 2 V to 15 V
  • feature
    Very Low Power Consumption: u2013 1 mW Typical at VDD = 5 V

Description

IC MONOLITH TIMER 2.1MHZ 15V SOIC-8
The TLC555 is a monolithic timing circuit fabricated using the TI LinCMOS™ process. The timer is fully compatible with CMOS, TTL, and MOS logic, and operates at frequencies up to 2 MHz. Because of its high input impedance, this device uses smaller timing capacitors than those used by the NE555. As a result, more accurate time delays and oscillations are possible. Power consumption is low across the full range of power-supply voltage. Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flipflop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and GND. All unused inputs must be tied to an appropriate logic level to prevent false triggering.

Specifications

Frequency:
2.1MHz
Supply Voltage Min:
2V
Supply Voltage Max:
15V
Digital IC Case:
SOIC
No. of Pins:
8Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 1 - Unlimited
SVHC:
No SVHC (27-Jun-2018)
Base Number:
555
Clock External Input:
No
Device Marking:
TLC555ID
No. of Timers:
1
Operating Mode:
Astable
Supply Current:
500µA
Termination Type:
Surface Mount Device
Timer Type:
Astable Mode

Alternate Descriptions

Avnet America

Standard Timer Single 8-Pin SOIC Tube

Avnet America product

Avnet Europe

Standard Timer Single 8-Pin SOIC Tube

Avnet Europe product

Texas Instruments

2.1-MHz, 250-µA, Low-Power Timer

Texas Instruments product

Distrelec

.37

Distrelec product