Options for Price Comparison
Distributor Statistics for SN65LVDS104D
Total in Stock: -
Lowest MOQ: -
Average Price: - per unit
Stocking Distributors: -
Loading...
Loading Results for SN65LVDS104D
Details for SN65LVDS104D by Texas Instruments
Electronic & Electrical Components > Semiconductors - ICs > Driver & Interface ICs
SN65LVDS104D
Buy Directly from Texas Instruments (6491 in stock) $2.3000
IC CLOCK BUFFER LVDS SMD SOIC16
SN65LVDS104D image

SN65LVDS104D by Texas Instruments

IC CLOCK BUFFER LVDS SMD SOIC16
Features
Bus-Pin ESD Protection Exceeds 16 kV
Driver Outputs Are High-Impedance When Disabled or With VCC <1.5 V
Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Networks
LVTTL Levels Are 5-V Tolerant
Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100-u2126 Load
Operates From a Single 3.3-V Supply
Propagation Delay Time u2013 SN65LVDS105 u2013 2.2 ns (Typ) u2013 SN65LVDS104 u2013 3.1 ns (Typ)
Receiver and Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard u2013 SN65LVDS105 Receives Low-Voltage TTL (LVTTL) Levels u2013 SN65LVDS104 Receives Differential Input Levels, u00b1100 mV
SOIC and TSSOP Packaging
Typical Data Signaling Rates to 400 Mbps or Clock Frequencies to 400 MHz
Part Information
SN65LVDS104D image
RoHS Compliant
Description
The SN65LVDS10x are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.) The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream. The SN65LVDS10x are characterized for operation from –40°C to 85°C. The SN65LVDS10x are members of a family of LVDS repeaters. A brief overview of the family is provided in the Selection Guide to LVDS Repeaters section.
Specifications
Device Type:
Differential Line Receiver
Peak-to-Peak Jitter Max:
147ps
Supply Current Max:
35mA
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Supply Voltage Min:
3V
Supply Voltage Max:
3.6V
Driver Case Style:
SOIC
No. of Pins:
16Pins
Signaling Rate:
400Mbps
Signal Input Type:
LVDS
Output Level Type:
LVDS
ESD HBM:
16kV
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 1 - Unlimited
SVHC:
No SVHC (27-Jun-2018)
Frequency:
400MHz
Input Current:
-20µA
Input Type:
LVDS
No. of Outputs:
4Outputs
Operating Temperature Range:
-40°C to +85°C
Supply Voltage Range:
3V to 3.6V
Termination Type:
Surface Mount Device
Type:
Repeater
Alternate Descriptions
Line Receiver 4RX 16-Pin SOIC RS Components
LVDS Receiver 0.454V 16-Pin SOIC Tube Avnet America
LVDS Receiver 0.454V 16-Pin SOIC Tube Avnet Europe
1:4 LVDS Clock Fanout Buffer Texas Instruments