DAC5682ZIRGCT

Semiconductors - ICs

> Data & Signal Conversion

> Digital-to-Analog Converters - DAC

Organise Price Comparison Results by
distributor space
Distributor Statistics for DAC5682ZIRGCT
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for DAC5682ZIRGCT
Details for Texas Instruments

DAC5682ZIRGCT

Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC)
Buy Directly from Texas Instruments (1442 in Stock)
$48.4400 per unit
Series Information for DAC5682ZIRGCT - Texas Instruments

Features

  • feature
    1.0 GSPS Update Rate
  • feature
    16-Bit Digital-to-Analog Converter (DAC)
  • feature
    16-Bit Wideband Input LVDS Data Bus u2013 8 Sample Input FIFO u2013 Interleaved I/Q Data for Dual-DAC Mode
  • feature
    2x or 4x Interpolation Filters u2013 Stopband Transition 0.4 to 0.6 Fdata u2013 Filters Configurable in Either Low-Pass or High-Pass Mode u2013 Allows Selection of Higher Order Image
  • feature
    2x-32x Clock Multiplying PLL/VCO
  • feature
    Differential Scalable Output: 2 to 20 mA
  • feature
    Fs/4 Coarse Mixer
  • feature
    High Performance u2013 73-dBc ACLR WCDMA TM1 at 180 MHz
  • feature
    On-Chip 1.2-V Reference
  • feature
    Package: 64-Pin 9-mm u00d7 9-mm QFN

Description

IC DAC 16BIT DUAL 1GSPS 64-VQFN
The DAC5682Z is a dual-channel 16-bit 1.0 GSPS DAC with wideband LVDS data input, integrated 2x/4x interpolation filters, onboard clock multiplier, and internal voltage reference. The DAC5682Z offers superior linearity, noise, crosstalk, and PLL phase noise performance. The DAC5682Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by onboard 2x or 4x FIR filters. Each interpolation FIR is configurable in either low-pass or high-pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

Specifications

Resolution (Bits):
16bit
Sampling Rate:
1GSPS
Input Channel Type:
Parallel
Supply Voltage Range:
1.7V to 1.9V 3V to 3.6V
ADC / DAC Case Style:
QFN
No. of Pins:
64Pins
Data Interface:
LVDS Parallel
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 3 - 168 hours
SVHC:
No SVHC (27-Jun-2018)
Base Number:
5682
IC Case Style:
VQFN
Operating Temperature Range:
-40°C to +85°C
Output Type:
Current
Settling Time:
10.4ns
Supply Current:
133mA
Supply Voltage Max:
3.6V
Supply Voltage Min:
1.7V
Termination Type:
Surface Mount Device

Alternate Descriptions

Avnet America

DAC 2-CH Segment 16-bit 64-Pin VQFN EP T/R

Avnet Europe

DAC 2-CH Segment 16-bit 64-Pin VQFN EP T/R

Texas Instruments

Dual-Channel, 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter (DAC)

Texas Instruments product