Options for Price Comparison
Distributor Statistics for CDCLVP2102RGTT
Total in Stock: -
Lowest MOQ: -
Average Price: - per unit
Stocking Distributors: -
Loading...
Loading Results for CDCLVP2102RGTT
Details for CDCLVP2102RGTT by Texas Instruments
Semiconductors - ICs > Clock Timing & Frequency Management > Clock Synthesizers & Generators
CDCLVP2102RGTT
Buy Directly from Texas Instruments (56100 in stock) $3.3400
BUFFER DUAL 1:2 LVPECL 16QFN
CDCLVP2102RGTT image

CDCLVP2102RGTT by Texas Instruments

BUFFER DUAL 1:2 LVPECL 16QFN
Features
2.375-V to 3.6-V Device Power Supply
Available in 3-mm u00d7 3-mm, 16-Pin VQFN (RGT) Package
Dual 1:2 Differential Buffer
ESD Protection Exceeds 2000 V (HBM)
Four LVPECL Outputs
Industrial Temperature Range: u201340u00b0C to +85u00b0C
LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 48 mA
Maximum Propagation Delay: 450 ps
Maximum Within Bank Output Skew: 10 ps
Supports 105u00b0C PCB Temperature (Measured with a Thermal Pad)
Two Clock Inputs
Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL
Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range
Part Information
CDCLVP2102RGTT image
RoHS Compliant
Description
The CDCLVP2102 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications. The CDCLVP2102 clock buffer distributes two clock inputs (IN0, IN1) to four pairs of differential LVPECL clock outputs (OUT0, OUT3) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL. The CDCLVP2102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended. The CDCLVP2102 is characterized for operation from –40°C to +85°C and is available in a 3-mm × 3-mm, VQFN-16 package.
Specifications
Clock IC Type:
Clock Buffer
Frequency:
2GHz
No. of Outputs:
4Outputs
Supply Voltage Min:
2.375V
Supply Voltage Max:
3.6V
Clock IC Case Style:
QFN
No. of Pins:
16Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 2 - 1 year
SVHC:
No SVHC (27-Jun-2018)
Base Number:
2102
Input Current:
40µA
Input Type:
LVCMOS LVDS LVPECL LVTTL
Operating Temperature Range:
-40°C to +85°C
Output Type:
LVPECL
Supply Current:
173mA
Supply Voltage Range:
2.375V to 3.6V
Termination Type:
Surface Mount Device
Alternate Descriptions
Clock Fanout Buffer 8-OUT 16-Pin VQFN EP T/R Avnet America
Low Jitter, Dual 1:2 Universal-to-LVPECL Buffer Texas Instruments