Options for Price Comparison
Distributor Statistics for CDCLVP1208RHDT
Total in Stock: -
Lowest MOQ: -
Average Price: - per unit
Stocking Distributors: -
Loading Results for CDCLVP1208RHDT
Details for CDCLVP1208RHDT by Texas Instruments
Semiconductors - ICs > Clock Timing & Frequency Management > Clock Synthesizers & Generators
Buy Directly from Texas Instruments (4740 in stock) $4.4500
CDCLVP1208RHDT image

CDCLVP1208RHDT by Texas Instruments

2.375-V to 3.6-V Device Power Supply
2:8 Differential Buffer
Available in 5-mm u00d7 5-mm QFN-28 (RHD)
ESD Protection Exceeds 2 kV (HBM)
Eight LVPECL Outputs
Industrial Temperature Range: u201340u00b0C to 85u00b0C
LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 73 mA
Maximum Output Skew: 20 ps
Maximum Propagation Delay: 450 ps
Selectable Clock Inputs Through Control terminal
Supports 105u00b0C PCB Temperature (Measured with a Thermal Pad)
Universal Inputs Accept LVPECL, LVDS, and LVCMOS/LVTTL
Very Low Additive Jitter: <100 fs,rms in 10 kHz to 20 MHz Offset Range: u2013 57 fs, rms (typical) at 122.88 MHz u2013 48 fs, rms (typical) at 156.25 MHz u2013 30 fs, rms (typical) at 312.5 MHz
Part Information
CDCLVP1208RHDT image
RoHS Compliant
The CDCLVP1208 is a highly versatile, low additive jitter buffer that can generate eight copies of LVPECL clock outputs from one of two selectable LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The CDCLVP1208 features an on-chip multiplexer (MUX) for selecting one of two inputs that can be easily configured solely through a control terminal. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 20 ps, making the device a perfect choice for use in demanding applications. The CDCLVP1208 clock buffer distributes one of two selectable clock inputs (IN0, IN1) to eight pairs of differential LVPECL clock outputs (OUT0, OUT7) with minimum skew for clock distribution. The CDCLVP1208 can accept two clock sources into an input multiplexer. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL. The CDCLVP1208 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input terminal. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended. The CDCLVP1208 is packaged in a small 28-pin, 5-mm x 5-mm QFN package and is characterized for operation from –40°C to 85°C.
Clock IC Type:
Clock Buffer
No. of Outputs:
Supply Voltage Min:
Supply Voltage Max:
Clock IC Case Style:
No. of Pins:
Operating Temperature Min:
Operating Temperature Max:
Product Range:
Automotive Qualification Standard:
RoHS Phthalates Compliant:
MSL 3 - 168 hours
No SVHC (27-Jun-2018)
Alternate Descriptions
Clock Driver 2-IN LVPECL 28-Pin VQFN EP T/R Avnet America
Clock Driver 2-IN LVPECL 28-Pin VQFN EP T/R Avnet Europe
Low Jitter, 2-Input Selectable 1:8 Universal-to-LVPECL Buffer Texas Instruments