CDCLVP111VF

Semiconductors - ICs

> Clock Timing & Frequency Management

> Clock Synthesizers & Generators

Organise Price Comparison Results by
distributor space
Distributor Statistics for CDCLVP111VF
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for CDCLVP111VF
Details for Texas Instruments

CDCLVP111VF

1:10 LVPECL Buffer with Selectable Input
Buy Directly from Texas Instruments (2654 in Stock)
$5.5500 per unit
Series Information for CDCLVP111VF - Texas Instruments

Features

  • feature
    Available in a 32-Pin LQFP and QFN Package
  • feature
    Distributes One Differential Clock Input Pair LVPECL to 10 Differential LVPECL
  • feature
    Frequency Range From DC to 3.5 GHz
  • feature
    Fully Compatible With LVECL and LVPECL
  • feature
    Low-Output Skew (Typical 15 ps) for Clock- Distribution Applications u2013 Additive Jitter Less Than 1 ps u2013 Propagation Delay Less Than 350 ps u2013 Open Input Default State u2013 LVDS, CML, SSTL Input Compatible
  • feature
    Pin-to-Pin Compatible With MC100 Series EP111,
  • feature
    Selectable Clock Input Through CLK_SEL
  • feature
    Supports a Wide Supply Voltage Range from 2.375 V to 3.8 V
  • feature
    VBB Reference Voltage Output for Single-Ended Clocking

Description

CLOCK DIST 1:10 LVPECL BUF 32LQFP
The CDCLVP111 clock driver distributes one differential clock pair of LVPECL input, (CLK0, CLK1) to ten pairs of differential LVPECL clock (Q0, Q9) outputs with minimum skew for clock distribution. The CDCLVP111 can accept two clock sources into an input multiplexer. The CDCLVP111 is specifically designed for driving 50-Ω transmission lines. When an output pin is not used, leaving it open is recommended to reduce power consumption. If only one of the output pins from a differential pair is used, the other output pin must be identically terminated to 50 Ω. The VBB reference voltage output is used if singleended input operation is required. In this case, the VBB pin should be connected to CLK0 and bypassed to GND through a 10-nF capacitor. However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended. The CDCLVP111 device is operation from –40°C to 85°C. EE for

Specifications

Clock IC Type:
Clock Driver
Frequency:
3.5GHz
No. of Outputs:
10Outputs
Supply Voltage Min:
2.375V
Supply Voltage Max:
2.625V
Clock IC Case Style:
LQFP
No. of Pins:
32Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 1 - Unlimited
SVHC:
No SVHC (27-Jun-2018)
Base Number:
111
Input Current:
150mA
Input Type:
CML LVDS LVPECL SSTL
Operating Temperature Range:
-40°C to +85°C
Output Type:
LVPECL
Supply Current:
380mA
Supply Voltage Range:
2.375V to 2.625V
Termination Type:
Surface Mount Device

Alternate Descriptions

Avnet America

Clock Driver 2-IN LVECL/LVPECL 32-Pin LQFP Tray

Avnet Europe

Clock Driver 2-IN LVECL/LVPECL 32-Pin LQFP Tray

Texas Instruments

1:10 LVPECL Buffer with Selectable Input

Texas Instruments product