CDCLVP1102RGTT

Semiconductors - ICs

> Clock Timing & Frequency Management

> Clock Synthesizers & Generators

Organise Price Comparison Results by
distributor space
Distributor Statistics for CDCLVP1102RGTT
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for CDCLVP1102RGTT
Details for Texas Instruments

CDCLVP1102RGTT

Low Jitter 1:2 Universal-to-LVPECL Buffer
Buy Directly from Texas Instruments (7778 in Stock)
$2.8800 per unit
Series Information for CDCLVP1102RGTT - Texas Instruments

Features

  • feature
    1:2 Differential Buffer
  • feature
    2.375-V to 3.6-V Device Power Supply
  • feature
    Available in 3-mm u00d7 3-mm QFN-16 (RGT) Package
  • feature
    ESD Protection Exceeds 2 kV (HBM)
  • feature
    Industrial Temperature Range: u201340u00b0C to 85u00b0C
  • feature
    LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
  • feature
    Maximum Clock Frequency: 2 GHz
  • feature
    Maximum Core Current Consumption: 33 mA
  • feature
    Maximum Output Skew: 10 ps
  • feature
    Maximum Propagation Delay: 450 ps
  • feature
    Single Clock Input
  • feature
    Supports 105u00b0C PCB Temperature (Measured at Thermal Pad)
  • feature
    Two LVPECL Outputs
  • feature
    Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL
  • feature
    Very Low Additive Jitter: <100 fs, RMS in 10-kHz to 20-MHz Offset Range

Description

CLK BUFF 1:2 LVPECL SGL 16QFN
The CDCLVP1102 is a highly versatile, low additive jitter buffer that can generate two copies of LVPECL clock outputs from one LVPECL, LVDS, or LVCMOS input for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications. The CDCLVP1102 clock buffer distributes a single clock input (IN) to two pairs of differential LVPECL clock outputs (OUT0, OUT1) with minimum skew for clock distribution. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL. The CDCLVP1102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended. The CDCLVP1102 is characterized for operation from –40°C to 85°C and is available in a QFN-16, 3-mm × 3-mm package.

Specifications

Clock IC Type:
Clock Buffer
Frequency:
200MHz
No. of Outputs:
2Outputs
Supply Voltage Min:
2.375V
Supply Voltage Max:
3.6V
Clock IC Case Style:
QFN
No. of Pins:
16Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 2 - 1 year
SVHC:
No SVHC (27-Jun-2018)
Base Number:
1102
Operating Temperature Range:
-40°C to +85°C
Supply Current:
100mA
Supply Voltage Range:
2.375V to 3.6V

Alternate Descriptions

Avnet America

Clock Fanout Buffer 4-OUT 16-Pin VQFN EP T/R

Avnet Europe

Clock Fanout Buffer 4-OUT 16-Pin VQFN EP T/R

Texas Instruments

Low Jitter 1:2 Universal-to-LVPECL Buffer

Texas Instruments product