CDCLVD110ARHBT

Semiconductors - ICs

> Clock Timing & Frequency Management

> Clock Synthesizers & Generators

Organise Price Comparison Results by
distributor space
Distributor Statistics for CDCLVD110ARHBT
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for CDCLVD110ARHBT
Details for Texas Instruments

CDCLVD110ARHBT

1-to-10 LVDS clock buffer up to 1100MHz with minimum skew for clock distribution
Buy Directly from Texas Instruments (3674 in Stock)
$6.7900 per unit
Series Information for CDCLVD110ARHBT - Texas Instruments

Features

  • feature
    Available in 32-Pin LQFP and VQFN Package
  • feature
    Configurable Register (SI/CK) Individually Enables Disables Outputs, Selectable CLK0, CLK0 or CLK1, CLK1 Inputs
  • feature
    Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
  • feature
    Fail-Safe I/O-Pins for VDD = 0 V (Power Down)
  • feature
    Full Rail-to-Rail Common-Mode Input Range
  • feature
    Low-Output Skew <30 ps (Typical) for Clock- Distribution Applications
  • feature
    Receiver Input Threshold: u00b1100 mV
  • feature
    Typical Signaling Rate Capability of Up to 1.1 GHz
  • feature
    VCC Range: 2.5 V u00b15%

Description

CLOCK DRIVER 1.1GHZ VQFN-32
The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0 to Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive 50-Ω transmission lines. When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled or disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled. The CDCLVD110A has an improved start-up circuit that minimizes enabling time in AC- and DC-coupled systems. The CDCLVD110A is characterized for operation from –40°C to 85°C.

Specifications

Clock IC Type:
Clock Driver
Frequency:
1.1GHz
No. of Outputs:
10Outputs
Supply Voltage Min:
2.375V
Supply Voltage Max:
2.625V
Clock IC Case Style:
VQFN
No. of Pins:
32Pins
Operating Temperature Min:
-40°C
Operating Temperature Max:
85°C
Product Range:
-
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 2 - 1 year
SVHC:
No SVHC (27-Jun-2018)

Alternate Descriptions

Avnet America

Clock Driver 2-IN LVDS 32-Pin VQFN EP T/R

Avnet America product

Avnet Europe

Clock Driver 2-IN LVDS 32-Pin VQFN EP T/R

Avnet Europe product

Texas Instruments

1-to-10 LVDS clock buffer up to 1100MHz with minimum skew for clock distribution

Texas Instruments product