ADAU1781BCPZ

Electronic & Electrical Components

> Semiconductors - ICs

> CODECs / Encoders / Decoders

distributor space
Organise Price Comparison Results by
Distributor Statistics for ADAU1781BCPZ
Total in Stock: -in-stock
Lowest MOQ: -
SELECT OPTIONS
Lowest price for your selection
-
in Stock
-
Average Price: - per unit
Stocking Distributors: -
Price Comparison for ADAU1781BCPZ
Series Information for ADAU1781BCPZ - Analog Devices

Features

  • feature
    24-bit stereo audio ADC and DAC 400 mW speaker amplifier (into 8 u2126 load) Programmable SigmaDSP audio processing core Wind noise detection and filtering Enhanced stereo capture (ESC) Dynamics processing Equalization and filtering Volume control and mute Sampling rates from 8 kHz to 96 kHz Stereo pseudo differential microphone input Optional stereo digital microphone input pulse-density modulation (PDM) Stereo line output PLL supporting a range of input clock rates Analog and digital I/O 1.8 V to 3.3 V Software control via SigmaStudio graphical user interface Software-controllable, clickless mute Software register and hardware pin standby mode 32-lead, 5 mm u00d7 5 mm LFCSP

Description

AUDIO CODEC 24BIT 96KSPS LFCSP-32

The ADAU1781 is a low power, 24-bit stereo audio codec. The low noise DAC and ADC support sample rates from 8 kHz to 96 kHz. Low current draw and power saving modes make the ADAU1781 ideal for battery-powered audio applications. A programmable SigmaDSP® core provides enhanced record and playback processing to improve overall audio quality. The record path includes two digital stereo microphone inputs and an analog stereo input path. The analog inputs can be configured for either a pseudo differential or a single-ended stereo source. A dedicated analog beep input signal can be mixed into any output path. The ADAU1781 includes a stereo line output and speaker driver, which makes the device capable of supporting dynamic speakers. The serial control bus supports the I2C® or SPI protocols, and the serial audio bus is programmable for I2 S, left-justified, right- justified, or TDM mode. A programmable PLL supports flexible clock generation for all standard rates and available master clocks from 11 MHz to 20 MHz.

Specifications

Audio CODEC Type:
Stereo
No. of ADCs:
2
No. of DACs:
2
Operating Temperature Min:
-25°C
Operating Temperature Max:
85°C
Sampling Rate:
96kSPS
Audio IC Case Style:
LFCSP
No. of Pins:
32Pins
No. of Input Channels:
2Channels
No. of Output Channels:
2Channels
ADC / DAC Resolution:
24bit
ADCs / DACs Signal to Noise Ratio:
100dB
IC Interface Type:
I2C SPI
Supply Voltage Range:
1.8V to 3.65V
Product Range:
ADAU1781 Series
Automotive Qualification Standard:
-
RoHS Phthalates Compliant:
Yes
MSL:
MSL 3 - 168 hours
SVHC:
No SVHC (07-Jul-2017)